Hardware Support for Massively Parallel Processing in Memory and Storage seeks to achieve “bare metal” performance and efficiency, i.e., as close as possible to the inherent bit-level parallelism of the data arrays. It explores novel hardware technologies for embedding processing in or near the data arrays to create intelligent memory and storage (IMS), and what type of mechanisms and abstractions this hardware should present to the software.
CRISP-T1 Metrics
-
Last Year
4 Research Data -
Since Inception
7 Projects11 Universities108 Research Scholars18 Faculty Researchers57 Liaisons541 Research Data
Updated: 23-May-2024, 12:05 a.m. ET
Pillar Science Links
SRC.org Links